Evaluation of CPU architecture by simulation technologies and benchmark computer systems

AAMIR, SHABBIR PARRE and INAYAT-UR, REHMAN and KOKAB, WAQAS and MANZOOR, ELAHI and TASSAWAR, IQBAL (2014) Evaluation of CPU architecture by simulation technologies and benchmark computer systems. In: International Conference on Advances in Computer Science and Electronics Engineering - CSEE 2014, 08-09 March, 2014, Kuala Lumpur, Malaysia.

[img]
Preview
Text
20150527_085159.pdf - Published Version

Download (780kB) | Preview
Official URL: https://www.seekdl.org/conferences/paper/details/2...

Abstract

The processor architecture designers face major challenges to improve the processor’s performance. To measure the performance of the processor there are many parameter like performance of cache, TLB, IO operations, bus speed etc. different companies launch series of processors with same base configuration and a little change of variations base on cache size, cache levels, share and separate cache and many other parameters like that. There are many simulators available to measure processor's performance theoretically with several parameters. We simulate some models of Intel Pentium 4 and UltraSPARC II processors and analyze the performance of the processors regarding cache and TLB.

Item Type: Conference or Workshop Item (Paper)
Uncontrolled Keywords: component, formatting, style, styling, insert (key words)
Depositing User: Mr. John Steve
Date Deposited: 13 May 2019 07:46
Last Modified: 13 May 2019 07:46
URI: http://publications.theired.org/id/eprint/2252

Actions (login required)

View Item View Item